




# FIG.1



# FIG.2



# FIG.3



# FIG.4




FIG.5





FIG.6



The diagram illustrates a memory cell structure. A dashed rectangular box is labeled "MEMORY" at the top. Inside this box, there are two identical rectangular blocks, each labeled "MEMORY CELL". Below these cells is a cloud-like shape labeled "LOGIC IN MEMORY". To the left of the dashed box, there are two input registers, each represented by a rectangle with a triangle at the bottom. The bottom register is labeled "FF". Arrows indicate the flow of data: from the top input register to the top "MEMORY CELL", from the bottom input register to the bottom "MEMORY CELL", from the top "MEMORY CELL" to an output register on the right, from the bottom "MEMORY CELL" to an output register on the right, and from the "LOGIC IN MEMORY" cloud to a third output register on the right. Each output register is a rectangle with a triangle at the bottom.

[illegible]